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ABSTRACT
ere is a growing interest in serverless compute, a cloud
computing model that automates infrastructure resource-
allocation and management while billing customers only
for the resources they use. Workloads like stream process-
ing benet from high elasticity and ne-grain pricing of
these serverless frameworks. However, so far, limited con-
currency and high latency of server CPUs prohibit many
interactive workloads (e.g., web servers and database clients)
from taking advantage of serverless compute to achieve high
performance.
In this paper, we argue that server CPUs are ill-suited to
run serverless workloads (i.e., lambdas) and present λ-NIC,
an open-source framework, that runs interactive workloads
directly on a SmartNIC; more specically an ASIC-based
NIC that consists of a dense grid of Network Processing Unit
(NPU) cores. λ-NIC leverages SmartNIC’s proximity to the
network and a vast array of NPU cores to simultaneously
run thousands of lambdas on a single NIC with strict tail-
latency guarantees. To ease development and deployment
of lambdas, λ-NIC exposes an event-based programming ab-
straction, Match+Lambda, and a machine model that allows
developers to compose and execute lambdas on SmartNICs
easily. Our evaluation shows that λ-NIC achieves up to 880x
and 736x improvements in workloads’ response latency and
throughput, respectively, while signicantly reducing host
CPU and memory usage.
1 INTRODUCTION
Serverless compute is emerging as an aractive cloud com-
puting model that lets developers focus only on the core
applications—building the workloads as small, ne-grained
custom programs (i.e., lambdas)—without having to worry
about the infrastructure they run on. Cloud providers dy-
namically provision, deploy, patch, and monitor the infras-
tructure and its resources (e.g., compute, storage, memory,
and network) for these workloads; with tenants only paying
for the resources they consume at millisecond increments.
Serverless compute lowers the barrier to entry, especially, for
organizations lacking expertise, manpower, and budget to
eciently manage the underlying infrastructure resources.
Today, all major cloud vendors oer some form of server-
less frameworks, such as Amazon Lambda [10], Google Cloud
Functions [21], and Microso Azure Functions [24], along
with open-source versions like OpenFaaS [55] and Open-
Whisk [6]. ese frameworks rely on server virtualization
(i.e., virtual machines (VMs) [3]) and container technologies
(i.e., Docker [79]) to execute and scale tenants’ workloads.
ese technologies are designed to maximize utilization of
the providers’ physical infrastructure, while presenting each
tenant with its own view of a completely isolated machine.
However, in serverless compute, where server management
is hidden from tenants, these virtualization technologies
become redundant, unnecessarily bloating the code-size of
serverless workloads, and causing processing delays (of hun-
dreds of milliseconds) and memory overheads (of tens of
megabytes) [91]. e increased overheads also limit the con-
current execution (less than hundred or so) of these work-
loads on a single server, hence, raising the overall cost of
running such workloads in a data center.
e cloud-computing industry is now realizing these is-
sues and some providers, such as Google and CloudFlare,
have already started developing alternative frameworks (like
Isolate [42]) that remove these technology layers (e.g., con-
tainers) and run serverless workloads directly on a bare-
metal server [42]. However, these bare-metal alternatives
are inherently limited by the design restrictions of CPU-
based architectures, which exacerbate when running at the
scale of cloud data centers [65]. CPUs are designed to process
sequence of instructions (i.e., a function) blazingly fast. ey
are not designed to run thousands of such small, discrete
functions in parallel—a typical server CPU has in the order of
4 to 28 cores that can run up to 56 simultaneous threads [22].
Each serverless function interrupts a CPU core to store the
state (e.g., registers and memory) of the currently running
function and load itself with the new one, resulting in wast-
ing tens of milliseconds worth of CPU cycles per context
switch (such wasted cycles increase the overall costs for the
cloud providers [56]). us, with ever increasing network
speeds—100/400G NICs are on the horizon—these overheads
quickly add up, limiting throughput and leading to long-tail
latency in the order of 100s of milliseconds [70].
Recently, public cloud providers are deploying SmartNICs
in an aempt to reduce load on host CPUs [56]. So far,
these aempts have been limited to ooading ad-hoc appli-
cation tasks (like TCP ooad, VXLAN tunneling, overlay
networking, or some partial computation) to accelerate net-
work processing of the hosts [75, 76, 87]. However, modern
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SmartNICs, more specically ASIC-based NICs, consist of
hundreds of RISC processors (i.e., NPUs) [11], each with
their local instruction store and memory. ese SmartNICs
are more exible and can run many discrete functions in
parallel at high speed and low latency—unlike GPUs and
FPGAs, which are optimized to accelerate specic work-
loads [39, 56, 89],
Serverless workloads by design are small, presenting unique
opportunities for SmartNICs to accelerate them, while also
achieving strict tail-latency guarantees. However, the main
shortcomings of using SmartNICs come from their program-
ming complexity. Programming SmartNICs is a formidable
undertaking that requires intimate familiarity with NIC’s sys-
tem and resource architecture (e.g., memory hierarchy, and
multi-core parallelism and pipelining). Developers need to
carefully partition, schedule, and arbitrate these resources to
maximize performance of their applications, which is a char-
acteristic that is counter to the motivation behind serverless
compute (i.e., where developers are unaware of the architec-
tural details of the underlying infrastructure). Furthermore,
each application has to explicitly handle packet processing
as there is no notion of a network stack in SmartNICs.
In this paper, we present λ-NIC, a framework for running
interactive serverless workloads entirely on SmartNICs. λ-
NIC supports a new programming abstraction (Match+Lambda)
along with a machine model—an extension of P4’s match-
action abstraction with more sophisticated actions—and helps
address the shortcomings of SmartNICs in ve key ways.
First, users provide their lambdas, which λ-NIC compiles
and then, at runtime, selects to execute by matching on the
header of the incoming requests’ packets. Second, users pro-
gram their lambdas assuming a at memory model; λ-NIC an-
alyzes the memory-access paerns (i.e., read, write, or both)
and sizes, and optimally maps these lambdas across dierent
memory hierarchies of the NICs while ensuring that mem-
ory accesses are isolated. ird, λ-NIC infers which packet
headers are used by each lambda and automatically gener-
ates the corresponding parser for the headers, thus elimi-
nating the need for manually specifying packet-processing
logic within these lambdas. Fourth, instead of partitioning
and scheduling a single lambda across multiple NPUs, λ-
NIC assumes a run-to-completion (RTC) model exploiting
the fact that lambdas are small and can run within a single
NPU. e vast array of NPU cores and short service times of
lambdas further mitigate head-of-line-blocking and perfor-
mance issues that lead to high tail latency. Lastly, serverless
functions mostly communicate using independent, mutually-
exclusive request-response pairs and do not need the strict
in-order, streaming delivery semantic provided by TCP [72].
λ-NIC, therefore, employs a weakly-consistent delivery se-
mantic [47, 72], alongside RDMA [93], for communication
between serverless workloads—processing requests directly
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Figure 1: Overview of cloud-computing frameworks
and how they partition compute across various layers.
within the NIC cores without involving the host CPU. In
summary, we make the following contributions:
• We introduce a new abstraction for our λ-NIC framework,
called Match+Lambda (§4.1), and a machine model (§4.2)
to easily and eectively code and execute lambdas on
modern SmartNICs.
• We develop an open-source implementation of λ-NIC us-
ing P4-enabled Netronome SmartNICs (§5), and implement
methodologies to optimize lambdas to eciently utilize
the SmartNIC resources (§5.1).
• We evaluate λ-NIC and show up to two orders of magni-
tude improvement in latency and throughput compared
to existing serverless compute frameworks (§6).
We begin with a background on the current state-of-the-
art in cloud-computing frameworks and SmartNICs (§2) fol-
lowed by the challenges and motivations behind λ-NIC (§3).
We then describe the overall architecture of λ-NIC (§4) with
an extensive evaluation of the system (§6). Finally, we con-
clude by discussing λ-NIC’s limitations and future works
(§7), and comparisons with related implementations (§8).
2 BACKGROUND
We now discuss the latest advancements in cloud-computing
frameworks and programmable SmartNICs, which are the
core building blocks of λ-NIC.
2.1 Cloud Computing Frameworks
Figure 1 illustrates four dierent cloud-computing frame-
works in use today. Server virtualization is the foremost tech-
nology underneath cloud computing that allows a bare-metal
server to host multiple VMs each with their independent,
isolated environments containing separate Operating Sys-
tems (OS), libraries, and applications. It arrived at a time
when advances in hardware made it dicult for a single ap-
plication to eciently consume the entire bare-metal server
resources, and having multiple applications co-existing on
a single server raised various issues (such as isolation and
contention for resources). However, as trends shied from
monoliths to building applications as microservices [58]—to
2
Gateway
Proxy W1
NIC
W2
NIC
W1
NIC
W2
Workers
Workload
Manager
External 
Services
StorageR1
R2
R3
Compiled 
BinariesUser 
Workloads
User 
Requests
Figure 2: An overview of a general serverless compute
framework that executes users’ workloads and serves
requests to such workloads. (Ri represents the ith re-
quest to workloadWi ).
increase manageability, resiliency, and scalability—the over-
heads of having a separate OS for each microservice were
no longer negligible. is gave rise to container virtualiza-
tion [79], which is a way to isolate applications’ binaries and
libraries while sharing an OS.
Still, with growing complexity and scale of cloud work-
loads, it became daunting for many users to provision and
manage infrastructure resources with tasks requiring ne-
grain allocation of resources under changing workload de-
mands. Early solutions seled on over-provisioning these
resources, incurring added cost for idle resources. More re-
cently, serverless compute [59] has emerged as a favorable
compute model that alleviates such operational and nan-
cial burdens from the users by leing them specify only the
workloads, their memory and timing constraints, and when
and which events (e.g., API calls, database updates, incoming
data streams) to trigger them. In response, cloud providers
independently provision infrastructure resources, deploying
a set of containers on-demand to serve workloads’ requests.
ese containers are quickly taken down once the workloads
complete and users are charged only for the time a container
is executed. Serverless workloads are therefore short-lived
with strict compute-time and memory limits (up to 15 min-
utes and 3 GB, respectively, for Amazon Lambda [14]).
Serverless frameworks. Figure 2 depicts a typical server-
less compute framework. Workload manager compiles users’
workloads to executable binaries, which along with their data
dependencies are stored in a global storage (e.g., Amazon
S3 [7], Google Cloud [31], or Microso Azure Storage [46]).
Gateway proxies users’ requests (or events) to appropriate
workloads, which typically run as containers on a set of dy-
namically provisioned servers, called worker nodes. Upon
completion, results are wrien back to the storage or for-
warded to other workloads for further execution.
Serverless compute frameworks embed users’ workloads
within containers managed by orchestration engines (e.g.,
Docker) running atop an OS, which provide memory, com-
pute, and le-system isolation using OS-based mechanisms
(e.g., cgroups [78] and namespaces [25]). Each container
maintains its own libraries and binaries, and communicates
with other containers using an overlay network that is set
up using virtual switches (like Open vSwitch (OVS) [86]).
However, running workloads as containers incur addi-
tional processing and networking overheads. As an alter-
native, Isolate functions [42] run workloads directly on the
bare-metal server itself (Figure 1), while providing all the ben-
ets of a typical serverless framework (e.g., resource isolation
between workloads). Although still in early development,
these Isolate functions are showing promising results: up
to 3x improvement in request latency while consuming 90%
less memory than containers with faster startup times.
Serverless workloads. Today, serverless frameworks nd
applications in two types of use cases [13, 29, 96]: (1) Running
API backends that serve interactive applications, such as
returning static or dynamic content, or key-value responses
based on users’ requests. (2) Processing changes in data
stores at real-time, such as cropping a newly uploaded image
or running a custom operation on a newly added database
entry.
e complexity of lambda functions ranges from running
simple arithmetic operations to making machine-learning
decisions that are generally short-lived. A bare-metal server
can house thousands of such lambda functions; however,
doing so causes CPUs to constantly context switch between
these functions. ese, along with other communication
overheads, make it dicult for services (using lambda func-
tions) to meet their tail-latency service-level objectives (SLOs) [42].
To mitigate these issues, eorts are underway to move
computation down to SmartNICs; however, unlike λ-NIC, the
focus is mostly on ooading either network processing or
some small portion of applications to these NICs [75, 76, 87].
2.2 Programmable SmartNICs
In addition to handling basic networking tasks, SmartNICs
can ooad more general tasks that a CPU normally handles
(e.g., checksum, TCP ooad, and more). Based on their archi-
tecture and processing capabilities, these SmartNICs come
in three dierent types: FPGA-, ASIC-, and SoC-based [56].
Table 1 summarizes the main dierences.
Alongside other issues (e.g., steep development cost and
power consumption [56]), FPGA-based NICs [1] are dom-
inated by the on-chip interconnect overhead [50] that sig-
nicantly limits the lookup tables (LUTs) and memory (e.g.,
SRAM) resources available for executing lambda functions—
today’s large FPGAs can barely support a small number of
3
FPGA-based SmartNICs ASIC-based SmartNICs SoC-based SmartNICs
Programmability Hard Limited Easy
Performance 10+ cores, low latency 200+ cores, low latency 50+ cores, high latency
Development cost High Medium Low
Table 1: A comparison of various types of SmartNICs.
processing cores (< 10 or so). SoC-based NICs (e.g., Mellanox
Blueeld [16] and Broadcom Stingray [15]) are easier to pro-
gram as they run a Linux-like OS on embedded cores (like
ARM); however, similar to server CPUs, they are suscepti-
ble to high tail latency due to context switch and network
stack overheads. erefore, it’s questionable that these SoC-
based NICs can support speeds higher than 100 Gb+ with
low latency [56].
Due to these limitations of FPGA- and SoC-based NICs,
we opted for the ASIC-based NICs when designing λ-NIC.
ese NICs consist of an ASIC that can sustain trac rates of
100 Gbps+; contain hundreds of non-cache-coherent multi-
threaded RISC cores (e.g., NPU, ARM, or RISC-V), operating
at GHz speeds, along with specialized hardware functions
(e.g., lookup, load balancing, queuing, and more); and are
capable of running embarrassingly parallel workloads with
low latency. Furthermore, recent advances in the design of
these SmartNICs (e.g., Netronome Agilio [11] and Marvell
LiquidIO [23]) make it easier for users to customize the NIC’s
data-plane logic (e.g., parse, match, and action) using, for
example, P4 [43] and Micro-C [27] programs, thus exposing
dataow and C-like abstractions a typical programmer is
familiar with, without the need for an OS.
In §6, we demonstrate how the unique characteristics of
serverless workloads (i.e., short-lived with strict compute
and memory limits) make ASIC-based SmartNICs a viable
execution platform to accelerate lambda functions.
3 MOTIVATION & CHALLENGES
e key motivation behind λ-NIC is to accelerate interactive
serverless workloads by: (1) mitigating excessive compute
and network virtualization overheads and ineciencies of
the modern server architecture to achieve low and bounded
tail latencies for lambda functions, and (2) exploiting the
right domain-specic architecture (i.e., ASIC-based Smart-
NICs) to sustain high throughput while reducing CPU load
and cost-per-wa in cloud data centers.
Low latency andhigh throughput serverless functions.
e key tenet of serverless compute is that it establishes a
clear demarcation between users and infrastructure providers;
users only specify programs (or functions) that the providers
eciently execute on their infrastructure. Yet, all modern
serverless frameworks are based on technologies (i.e., VMs
and containers) that were designed to give users explicit
control over the underlying infrastructure from the get-go.
is control—in the form of compute and network (physical
and overlay) virtualization—adds a signicant overhead to
serverless functions. For interactive serverless workloads,
with strict tail latency SLOs, eliminating such computational
and networking overheads is becoming crucial [35].
e modern server architecture (with CPUs and GPUs)
further adds to these overheads. CPUs are Von Neumann
machines designed to eciently execute a long sequence of
instructions (or a function). However, they perform poorly
when executing a large number of small serverless functions
where signicant time is wasted context switching between
functions. Similarly, GPUs are Single-Instruction-Multiple-
Data (SIMD) machines that serve as look-aside accelera-
tors [41] in a typical server, controlled by the primary CPU.
Although, in recent years, these GPUs have shown orders of
magnitude improvements in accelerating machine-learning
workloads [51, 98] (which by nature are long-running, batch
jobs), they perform poorly for low-latency, interactive tasks
(like serverless functions). Even with technologies (such as
GPUDirect RDMA [19] and RDMA-over-Converged-Ethernet
(RoCE) [5]) that can bypass a CPU and push data directly
into the GPU or main memory, the requests for serverless
functions still have to traverse a NIC—adding non-negligible
delays in the order of sub-microseconds.
λ-NIC eliminates both these virtualization and architec-
tural overheads by running serverless workloads directly on
the vast array of NIC-resident RISC cores.
A domain-specic processor for serverless functions.
Till now, cloud providers have almost always relied on newer,
faster CPUs to improve applications’ performance. More
recently, they have started looking into other ne-grain,
domain-specic processors, like look-aside or bump-in-the-
wire accelerators (GPUs or FPGAs [56]). is is because,
with Moore’s Law slowing down [64], CPUs today are no-
longer a viable solution to meet ever-rising performance de-
mands of customer workloads in a cost-ecient way—as has
been demonstrated by both GPUs (for improving machine-
learning training and inference throughput [51]) and FP-
GAs (for accelerating search indexes [89] and host network-
ing [56]). We believe that ASIC-based SmartNICs present the
same opportunity for accelerating serverless workloads with
orders of magnitude improvement in performance-per-wa
at one-tenth of the hardware cost [30, 85, 95], compared to
server CPUs and GPUs [56].
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3.1 Key Challenges
e embarrassingly-parallel and independent nature of server-
less workloads take away much of the complexities that arise
when synchronizing state between functions [75], making
them an ideal candidate for SmartNICs with hundreds of
cores. Still, executing them on these NICs is not a panacea
and comes with its own unique challenges:
a. Programming SmartNICs. Due to their non-cache-
coherent design, programming ASIC-based SmartNICs has
always been considered hard [49]; non-coherency requires
developers to program each NPU core separately, forcing
them to manually handle synchronization between individ-
ual functions. With serverless functions, however, this is
no longer an issue as functions do not share state and can
run independently. Still, the lack of an OS layer in these
NICs—though useful in reducing unwanted processing—puts
the onerous of mapping and placing these functions, across
various clusters of cores and memory hierarchy, on the de-
velopers; requiring them to have low-level knowledge of the
NIC architecture, rmware, and specialized languages it sup-
ports. To take this burden away from developers, we need a
high-level abstraction and a framework that can automati-
cally and eciently compile, optimize, and deploy serverless
programs across a collection of these SmartNICs.
b. Oloading serverlessworkloads. NPUs are optimized
for packet forwarding, and they typically do not support
features (e.g., oating-point operations, dynamic-memory
allocation, recursion, and reliable transport) that a general-
purpose CPU supports [60, 67]. A serverless framework,
therefore, must be able to compile workloads that rely on
these features by, for example, transforming programs with
oating-point operations to xed-point arithmetic [40], dynamic-
memory allocations to explicit memory calls, recursions
to iterations, as well as employing other forms of reliable
(or weakly-consistent) delivery protocols (e.g., RoCEv2 [5],
Lightweight Transport Layer [47], or R2P2 [72]). To achieve
high throughput and low latency, emerging workloads are
also lowering their dependency on these features. For exam-
ple, deep-learning training and inference is shown to perform
well with lower, xed bit-width integers [40, 54]. Moreover,
serverless request-response (RPC) pairs are mostly indepen-
dent and mutually-exclusive, and do not need TCP’s strict,
reliable, and in-order streaming delivery of messages [72].
c. Ensuring security under multi-tenancy. Lambdas
run alongside other workloads (e.g., microservices) in a data
center and share infrastructure resources. When using Smart-
NICs: (1) a serverless framework should ensure that lamb-
das running on the NICs do not interfere with each other
or degrade the network performance between the NIC and
host CPUs that are running traditional workloads. (2) e
framework should reserve ample SmartNIC resources (i.e.,
cores and memory) for basic NIC operations (e.g., TCP/IP
ooad and checksums) while maximally consuming remain-
ing resources for serverless functions. (3) Serverless func-
tions should execute in their own isolated sandboxes and
the framework should restrict them from accessing each oth-
ers’ working set. (4) Lastly, the framework should be robust
against security aacks (e.g., DDoS) both from outside actors
and malicious tenants.
4 λ-NIC OVERVIEW
λ-NIC adds a new backend to existing serverless frameworks
with its own programming abstraction, called Match+Lambda
(§4.1), and the accompanying machine model (§4.2) that
makes it easier to program and deploy lambdas directly on a
SmartNIC.
4.1 Match+Lambda Abstraction
λ-NIC implements a Match+Lambda programming abstrac-
tion that extends the traditional Match+Action Table (MAT)
abstraction [44] with more complicated actions (lambdas).
Programming lambdas. In λ-NIC, users provide one or
more lambdas wrien in a restricted C-like language, called
Micro-C [27].1 Listing 1 shows the signature of the top-level
function, which each lambda must begin with, having two ar-
guments: headers and match_data. e number and struc-
ture of all the supported headers (i.e., the EXTRACTED_HEADERS_T
data structure) and function parameters (i.e., MATCH_DATA_T),
in λ-NIC, are dened a-priori. e lambdas operate directly
on these parameters and headers without having to parse
packets, which is done at the parse stage (Figure 3). Further-
more, these functions can have both local objects as well as
global objects that persist state across runs.
1 int function_name(EXTRACTED_HEADERS_T *headers ,
MATCH_DATA_T *match_data)
2 {
3 // local/global memory and objects.
4 return return_value;
5 }
Listing 1: Signature of the top-level function in Micro-
C for the Match+Lambda abstraction.
Listing 2 shows a real-world example of a lambda running
as a web server. e function reads the server address (Line 6)
from the headers variable. It then copies the requested web
content from the memory into the header location pointed
by the server address (Line 8), before returning.
1We use Micro-C as it is the native language of the SmartNICs we
have for the evaluation. e Micro-C language can support a large class
of serverless functions (§3.1); however, λ-NIC is not just limited to this
language and can work with more feature-rich languages supported by
other SmartNICs.
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1 #define MEM_PER_LAMBDA 20
2 uint8_t memory[MEM_PER_LAMBDA * 3];
3 int web_server(EXTRACTED_HEADERS_T *headers ,
MATCH_DATA_T *match_data)
4 {
5 serverHdr_T *serverHdr =
6 hdr_get_serverHdr(headers);
7 memcpy(serverHdr ->address , memory ,
8 MEM_PER_LAMBDA);
9 return RETURN_FORWARD;
10 }
Listing 2: An example of a web-server lambda.
Expressing match. e user further species the corre-
sponding P4 code2 for the match stage (Listing 3). During
compilation, the workload manager assigns unique identi-
ers (IDs) to each of these lambdas, shares this mapping with
the gateway, and populates the ID variables (e.g., WEB_SERVER_ID,
OTHER_LAMBDA_ID) in the P4 code. For each incoming re-
quest, the gateway inserts the ID of the destined lambda as a
new header. e match stage of a λ-NIC (as dened in the P4
code), checks the ID listed in the new header and calls the
matching lambda (implemented as an extern in P4 [33]) or
sends the packet to the host OS, in cases where no matching
ID is found.
1 control ingress {
2 if (valid(lambda_hdr)) {
3 if (lambda_hdr.wId == WEB_SERVER_ID) {
4 apply(web_server);
5 apply(return_web_server_results);
6 } else if (lambda_hdr.wId == OTHER_LAMBDA_ID)
{
7 apply(other_lambda);
8 apply(return_other_lambda_results);
9 }
10 } else { apply(send_pkt_to_host); }
11 }
Listing 3: Snippet of a P4 code for the match stage.
In the end, the workload manager pairs the lambdas (Micro-
C code) and match stage (P4 code) into a single Match+Lambda
program, and prepends it with a generic P4 packet-parsing
logic. It then compiles and transforms this program into
a format that the target SmartNIC can execute (§5), while
ensuring fair allocation of resources and isolation between
lambda workloads.
4.2 Abstract Machine Model
In λ-NIC, users write their Match+Lambda workloads against
an abstract machine model (Figure 3). In this model: (1) lamb-
das are independent programs that do not share state and are
isolated from each other; only a matching rule can invoke
2We use P4 as it is the most widely used data-plane language [43].
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Figure 3: λ-NIC’s abstract machine model.
these functions. (2) e match stage serves as a scheduler
(analogous to the OS networking stack) that forwards pack-
ets to the matching lambdas or the host OS. Finally, (3) a
parser handles packet operations (like header identication),
and lambdas operate directly on the parsed headers.
ese properties of Match+Lambda machine model make
it easier for soware developers to express serverless func-
tions by separating out the parsing and matching logic, as
well as for hardware designers to eciently support the
model on their target SmartNICs (§5 demonstrates one such
implementation using the Netronome SmartNICs). us, the
abstract machine model enables unique optimizations that
lets serverless workloads run as lambdas in parallel without
any interference from each other.
4.2.1 Design Characteristics. e abstract machine
model has the following three design characteristics:
D1: Run-to-completion execution. λ-NIC executes each
lambda to completion. e machine model exposes a dense
array of discrete, non-coherent processing threads (Figure 3),
having their own instruction and data store in the mem-
ory. e lambdas execute in the context of a given thread,
maximally utilizing the resources of that thread only (e.g.,
CPU and memory). Given the short service times and strict
memory footprints of serverless functions, modern Smart-
NICs hold ample resources per thread to execute these lamb-
das [27].
Having a large number of parallel threads, further miti-
gate issues related to head-of-line-blocking where lambdas
wait behind other lambadas to nish or context switch, as
in the case of server CPUs. ese issues severely aect the
performance of lambdas at the tail and require more com-
plicated scheduling policies (like preemption [68] or core
allocation [35]). With λ-NIC, however, this is not the case
as lambdas—even at the tail—can run to completion without
degradation in performance (§6).
Moreover, the highly-parallel nature and run-to-completion
characteristic of the machine model ensure strong perfor-
mance isolation between dierent lambdas running as sep-
arate threads, and λ-NIC implements weighted-fair-queuing
(WFQ) [84] to route requests between these threads. We
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leave it as future work to explore more sophisticated resource-
allocation mechanisms (e.g., DRF [61]) to further improve
the performance of λ-NIC.
D2: Flat memory access. e abstract machine model
lets users write lambdas assuming a at (virtual) memory
address space. All objects (local and global) on the thread
stack are allocated from within that address space. is
has the advantage that users do not have to worry about
the complex memories, and their structure and hierarchies,
present in modern SmartNICs [27]. Each of these memories
come with their own performance benets and are necessary
to reach high speeds in these NICs; however, having so makes
it the responsibility of the programmers to eciently utilize
these memories. λ-NIC’s machine model takes this onerous
away by exposing a single, uniform memory to the user.
When deploying to a particular SmartNIC, the compiler
(or the workload manager) can take into account NIC’s spec-
ications and can perform target-specic optimizations to
eectively utilize its memory resources (§5.1). e users
can also provide pragmas—specifying which objects are read
more frequently—to guide the compiler in allocating objects
to memories based on their access needs; it can place small
or hot objects to core-local memories, and large or less fre-
quently used ones in external, shared memories.
Furthermore, having a virtual memory space per lambda
can let the compiler enforce policies for data isolation,
since virtual spaces do not interfere and are isolated from
each other. e compiler can insert static and dynamic as-
sertions [36] to ensure that a lambda does not access the
physical memory of other lambdas on the target SmartNIC.
D3: Network transport. In λ-NIC, the primary mode of
communication between the gateway, lambdas, and external
services (e.g., storage) is via Remote Procedure Calls (RPCs).
ese RPCs are small, typically single-packet, request-response
messages [8, 72]. e parser, in the abstract machine model
(Figure 3), decomposes these messages into headers and for-
wards them to the match stage, which further directs them
to a matching lambda (by looking up the lambda ID asso-
ciated with each message). Multi-packet RPCs, depending
upon their size, can either be processed directly by the parse
and match stage or pushed into the memory over RDMA
(i.e., RoCEv2 [5]). (In the laer case, an event RPC triggers
the lambda to start reading data from the desired memory
location.)
Already, modern datacenter applications (like Amazon
DynamoDB [12] and Deep Learning [40, 54]) are choosing to
go away with the strict, reliable, and in-order guarantees pro-
vided by TCP, which are far stronger and computationally
intensive than what applications need. Instead, these appli-
cations are being designed to work with weaker guarantees
to achieve low tail latency [72]. λ-NIC exploits these facts
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Figure 4: Architecture of a λ-NIC worker node on a
P4-enabled Netronome NIC.
and assumes a weakly-consistent delivery semantic for RPCs
that are processed by the parse and match stage. A sender
(the gateway or external services) tracks the outgoing RPCs
to lambdas, and is responsible for resending a message in
case of timeouts or packet drops. λ-NIC, on the other hand,
performs packet reordering at the SmartNIC for multi-packet
RPCs.3
5 IMPLEMENTATION
In this section, we present an implementation of λ-NIC on
P4-enabled Netronome SmartNICs (Figure 4). ese NICs
contain hundreds of RISC cores grouped together into is-
lands. Each core has its own instruction and local memory,
as well as a Cluster Target Memory (CTM) [27] per island,
and is capable of executing multiple threads, concurrently.
ere are also on-chip internal memories (IMEMs) and an ex-
ternal memory (EMEM) shared between all islands and their
cores; and a dedicated scheduler unit that directs incoming
packets to cores. e architecture of Netronome SmartNICs
therefore has the necessary elements to eciently imple-
ment λ-NIC’s Match+Lambda abstract machine model: cores
can execute lambdas to completion (D1), data can reside in
dierent memories (e.g., local, CTM, or more) based on their
usage paerns (D2), and the scheduler can direct RPCs to
lambdas (D3).
A more programmable scheduler (e.g., RMT/PIFO-based [37,
94]) can execute the parse and match stage of the machine
model directly, with cores only processing the lambda logic.
3We measured that Netronome SmartNICs can reorder four 100 B pack-
ets using 120 instructions, which is only 1.3% of the instructions used by
our benchmark lambdas (§6.4).
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However, the scheduler inside the Netronome NICs we used
for our evaluation is not programmable; it is work-conserving
and uniformly distributes incoming trac to all cores. We
therefore execute all three stages (parse, match, and lamb-
das) together inside a core, with every core running the same
Match+Lambda program.4,5 For single-packet messages, the
scheduler directs an incoming packet to a core at random,
which aer parsing selects the matching lambda using the
ID embedded in the packet. e multi-packet messages are
commied to memory via RDMA, and lambdas read directly
from the desired location.
5.1 Target-Specic Optimizations
Next, we discuss optimizations, to improve the execution
time and binary size of Match+Lambda programs (§6.4), that
arise as a result of our design choices and architectural con-
straints of Netronome NICs.
Lambda coalescing. As multiple lambdas run on a single
core, the workload manager runs program analysis (i.e., dead-
code elimination and code motion [92]) to remove duplicate
logic (e.g., for modifying similar headers or generating pack-
ets) and move it into shared libraries as helper functions.
Match reduction. e workload manager can further re-
duce the number of tables (e.g., for route-management) de-
ned in the match stage of a Match+Lambda program. Each
new lambda consists of both a parse and a match stage; the
workload manager can compose these stages with the logic
already running on the core, removing the unused headers
and duplicate match elds from the nal code. Furthermore,
the P4 tables are converted into if-else sequences, which the
NIC core can execute more eciently. Transforming tables
into if-else sequences also helps reduce the total number of
instructions of the nal binary, running on a core.
Memory stratication. Based on the access paerns, the
workload manager can choose the most ecient memory
for an object at compile time. It can also look at the object
size or hints from the user (as pragmas) to decide whether
to put the object in a local memory, CTM, IMEM or EMEM.
6 EVALUATION
We now compare the performance of λ-NIC with bare-metal
and container backends both in isolation, when executing a
single lambda (§6.3.1), and in a shared seing, when running
multiple lambdas together (§6.3.2). We also evaluate the
impact of λ-NIC on resource utilization, startup times, as
4e other approach is to pipeline these stages and run them on separate
cores; we intend to look into this as future work.
5At present, the binary running on SmartNICs must be swapped with
a new one each time, resulting in downtimes. However, this constraint is
expected to disappear in the next-generation NICs (§7).
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Figure 5: An overview of the testbed having 4 worker
nodes and amaster node all connected to a 10 G switch.
well as the eectiveness of the λ-NIC compiler to optimize
lambda program size when running on the NIC cores (§6.4).
6.1 Test Methodology
6.1.1 Baseline framework. To evaluate λ-NIC against
existing serverless backends, we select OpenFaaS [55] as our
baseline serverless compute framework, which closely resem-
bles the architecture depicted in Figure 2. We choose Open-
FaaS for its simplicity, ease of deployment, extensive feature
set, and greater adoption by the community.6 It is wrien
in Golang [88] and includes: (1) a Web UI, (2) an autoscaler
to scale lambdas as demands change, (3) a Prometheus [45]
based monitoring engine to analyze system state and (4) a
gateway with a NAT [97] to proxy users’ requests to the ap-
propriate lambdas. Each of these components and lambdas
run as Docker [79] containers, managed via Kubernetes [90]
or Docker Swarm [4].
Adding a bare-metal backend. For evaluating emerging
runtimes like Isolate [42], we add support for a bare-metal
backend to OpenFaaS. It is implemented as a Python service7
that runs on a bare-metal server as a standalone process,
launching lambdas as new threads to serve users’ requests.
e service relies on a Ra-based [83] distributed key-value
store, called etcd [20], to sync lambda-related states (e.g.,
number of active lambdas, their placement and load balanc-
ing policies) with the gateway to correctly proxy requests.
Our goal, using the bare-metal backends, is to analyze how
performance of lambdas improves in the absence of the con-
tainer processing stack.
Introducing λ-NIC extensions. We built λ-NIC as an ex-
tension to our baseline framework, inheriting all of Open-
FaaS’s core features with additional support for running
6OpenFaaS is the most favorable open-source serverless compute frame-
work with ∼12,000 stars on GitHub [18].
7We found the performance of the Python service similar to a compa-
rable C implementation except for the one-time startup cost of the backend.
We, therefore, used the Python service for its ease of integration with
OpenFaaS.
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lambdas on P4-enabled Netronome SmartNICs. With these
extensions, the baseline framework can simultaneously de-
ploy lambdas to containers, bare-metal, and SmartNIC back-
ends. We also augment etcd to share state and manage λ-NIC
deployments across multiple worker nodes.
6.1.2 Testbed setup. Our evaluation testbed consists
of a cluster of ve servers (Figure 5) housing two Intel Xeon
Gold 5117 processors with 14 physical cores, running at
2.0 GHz with 32 GiB DDR4 2666 MT/s Dual-Ranked RAM
and 120 GiB SATA SSD. One of the servers (M1) act as a
master node running: Kubernetes services, gateway, work-
load manager, memcached server [2], the web interface,
and the monitoring engine. M1 comes with a Broadcom
57412 2x10 Gb and 2x1 Gb ad-Port NIC, which is used
for management trac. Other servers (M2–5) are worker
nodes equipped with a Netronome Agilio CX 2x10 Gb Smart-
NIC [11] having 56 RISC cores (8 threads and 16 K instruc-
tions per core) running at 633 MHz with 2 GiB of on-board
RAM. All servers connect to an Arista DCS-7124S switch over
a 10 Gbps link. e backends communicate over an overlay
network using Kubernetes’ calico [17] networking plugin for
high performance switching and policy management across
nodes inside a Kubernetes cluster.
6.2 Benchmark Workloads
We evaluate λ-NIC on three dierent types of interactive
lambdas (i.e., a web server, a key-value client, and an image
transformer), each reecting a popular use case [13, 29, 96].
a. Web server. A common usage paern for lambdas is to
serve web contents [13], such as text or HTML pages, similar
to traditional web servers (like nginx [32]). ese workloads
are typically self-contained and do not need information
from external sources (e.g., data stores) to service a request.
For our experiments, we wrote a lambda that returns text
responses based on the incoming requests.
b. Key-value client. Next, we consider workloads with
external dependencies, needing information from remote
services. ese workloads query users’ data from external
storage, e.g., databases or key-value stores (such as mem-
cached [2]), do customization on the retrieved data, and
nally send the processed data back to the user. More-
over, these workloads generate extensive intra-data center
requests and typically have strict tail-latency requirement
to meet user service-level objectives (SLOs). To evaluate, we
implement lambdas acting as key-value clients that generate
write (SET) and read (GET) requests to a memcached server.
c. Image transformer. Finally, we evaluate workloads
that involve real-time, interactive processing of large datasets
(i.e., image processing or stream processing) [48, 100], where
the datasets span multiple packets and must be stored in
memory (i.e., DRAM). ese workloads perform customiza-
tion to the requested datasets, and either return a response
to the user immediately or store results back to the memory
for further processing [9]. For our evaluation, we consider
lambdas that transform RGBA images to grayscale.
6.3 System Performance
We now discuss how λ-NIC performs, both in terms of la-
tency and throughput, compared to the bare-metal and con-
tainer backends. We evaluate two cases: (1) when there is
only a single lambda running on a backend in isolation, and
(2) when there are multiple lambdas running, all contending
for the shared resources (i.e., processing cores and memory).
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6.3.1 Performance in Isolation. We rst look at the
latency and throughput of a lambda in isolation.
Latency. We measure the latency of each backend, which
is the time it takes for a gateway to send a request to a
node running a single thread of the pre-loaded (or warm)
lambda and receive a response back (Figure 6). For web
server and key-value client lambdas, λ-NIC outperforms con-
tainers by 880x and bare-metal by 30x in average latency—
completing requests in under 100 ns—while still achieving 5x
to 3x improvements for the data-intensive image-transformer
lambda. Improvement are more visible at the tail (i.e., 99th-
percentile) where λ-NIC achieves 5x to 24x beer tail la-
tency than bare-metal for the three benchmark lambdas. For
the key-value client lambdas, λ-NIC even improves upon
reported latencies in a highly-optimized cloud-scale data
center [82] by three orders of magnitude. Furthermore, con-
tainer and bare-metal exhibit longer tail latency, specically,
for short-lived web server and key-value lambdas. is is
likely the artifact of miscellaneous soware overheads (e.g.,
context switching, cache management, and network stack).
Throughput. We see similar improvements in through-
put, measured as request serviced per second, for the three
lambdas when running on λ-NIC. We carryout two separate
experiments: (1) closed-loop testing with sender generat-
ing each request one aer the other, and (2) parallel testing
with 56 requests—the maximum number of threads that can
run simultaneously on our testbed server CPU—to stress the
backends under concurrent load. λ-NIC outperforms both
container and bare-metal backends (Figure 7), servicing re-
quests 27x to 736x faster than the two backends for the web
server and key-value client lambdas, and 5x to 15x faster for
the image-transformer lambda.
6.3.2 Performance Under Resource Contention. In
a real seing, a serverless backend will typically run multiple
lambdas at the same time. ese workloads will contend for
their fair share of resources (i.e., CPU and memory), lead-
ing to added delays due to, for example, context switching
of lambdas and movement of data to and from CPU and
memory.
λ-NIC Bare Metal56 reads 1 read
roughput (Req/s) 58,000 950 520
Table 2: Average throughput when running three dis-
tinct web server lambdas concurrently. (Standard de-
viation is negligible across runs.)
Eects of context switching. In the previous experiment,
we measured the performance of each backend when run-
ning a single lambda in isolation. Now, we evaluate a set up
with three distinct web-server lambdas running on a single
backend at once. We generate requests for each of these
workloads in a round-robin fashion, causing the processor to
context switch between lambdas when servicing each incom-
ing request. Figure 8 shows the context-switching overhead
on latency for λ-NIC as well as the bare-metal backend (with
1 and 56 threads) when executing the warm (pre-loaded)
web-server lambdas. With multiple lambdas running concur-
rently, the bare-metal backend suers even higher latency
(178x to 330x) compared to λ-NIC. Moreover, λ-NIC com-
pletes requests 55x to 100x faster than the bare-metal back-
end, with both single and 56 threads (Table 2)—a dierence of
at least 9% compared to running a single lambda in isolation
(§6.3.1), whereas λ-NIC shows no signicant change. e
performance of containers was a lot worse than even the
bare-metal backend (not shown). ese experiments demon-
strate that, unlike container and bare-metal backends (with
server CPUs), λ-NIC is not susceptible to context switching
and performs beer under resource contention by virtue of
a vast array of on-chip NPU cores and the lack of operating
system and container soware.
6.4 Other Metrics
Resource utilization. We also compare the memory and
CPU usage at the host and the SmartNIC when running a
single data-intensive image-transformer instance in isola-
tion. Table 3 shows the additional resources utilized by each
backend when servicing 56 concurrent requests. Containers
have the largest memory footprint and consume an order
of magnitude more host memory and CPU cycles than the
bare-metal backend. On the other hand, as expected, λ-NIC’s
impact on the host memory and CPU is negligible, and it
consumes roughly the same amount of NIC memory for the
image-transformer workload as the bare-metal backend on
the host.
Startup times. Next, we measure the startup time; the to-
tal time a backend takes to download the image-transformer
binary and its dependencies and start serving requests. To
compare startup times we use: (1) Lambda binary size (i.e.,
SmartNIC’s compiled rmware, Python library packaged
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λ-NIC Bare Metal Container
Host CPU (Avg. %) +0.1 +9.2 +13.7
Host Memory (MiB) 0 +62.5 +219.5
NIC Memory (MiB) +63.2 0 0
Table 3: Additional resources utilized by each server-
less backend for the image-transformer workload.
λ-NIC Bare Metal Container
Workload Size (MiB) 11.0 17.0 153.0
Startup Time (s) 19.8 5.0 31.7
Table 4: Factors aecting startup times.
using setuptools and Wheel [34], and the docker container).
(2) Boot-up time of the lambda, from launching the system
to responding to a user request. λ-NIC’s image-transformer
binary is 13x smaller in size than a container image, and is
comparable to a bare-metal binary (Table 4). In addition, it
takes the image-transformer lambda 38% less time on λ-NIC
to service the rst request compared to a container. On the
bare-metal backend, the image-transformer binary starts up
in under 5 seconds (4x faster than λ-NIC); however, in our
evaluation, we do not consider any framework overheads
(like Isolate [42]), which will likely lead to higher startup
times. In summary, while slow start is a known issue in
serverless compute, λ-NIC keeps the additional delay over
bare-metal backends 2x less than the container overhead.
Optimizer eectiveness. We now report the results of
our compiler optimizations. e number of instructions
in the naı¨ve implementation—consisting of two key-value
clients, a web server, and an image transformer lambda—is
gradually reduced by applying the following target-specic
optimizations (§5.1). First, we perform lambda coalescing for
the two distinct key-value clients. We coalesce these lambdas,
as they contain equivalent logic to generate a new packet to
query memcached, which we can combine and reuse. We fur-
ther coalesce the web server and image-transformer lambdas,
having a paern of response that does not query external ser-
vices. Hence, we combine their reply logic. Next, we apply
match reduction. e naı¨ve implementation adds a separate
table for managing routes for each lambda. We combine
these tables into one, and use individual parameter values
(dened as P4 metadata) for route management. Finally, we
do memory stratication to place variables into appropri-
ate memories based on their sizes. For example, the image
variable within the image-transformer lambda is mapped to
IMEM, whereas the web server results are mapped to CTM
inside the island. ese optimizations bring the total number
of instructions of the nal binary down to 8,050 (a reduction
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Figure 9: Eectiveness of λ-NIC’s target-specic opti-
mizations in reducing the code size.
of 9.56% from the naı¨ve implementation); hence, improv-
ing latency by 6.3 µs (on average) [52] or leing additional
lambdas to t within the program-size constraints of the
Netronome SmartNIC.
7 DISCUSSION
Choice of hardware. λ-NIC is not just limited to NPU-
based SmartNICs. In fact, the λ-NIC’s abstract machine
model can run on other SmartNICs (with varying benets)
having more general-purpose processors: either FPGA- or
SoC-based SmartNICs, or some form of ASIC with ARM
cores [26]. ese alternatives can further extend the process-
ing capabilities of λ-NIC, providing support for more features
(such as oating point operations, deeper instruction store,
and dynamic memory allocation) to run more complicated
workloads.
Hot swapping workloads. For each new lambda, λ-NIC
needs to recompile and swap the rmware with the one
currently running on the SmartNIC. Present versions of
Netronome SmartNICs do not support hot swapping or hit-
less updates [27], resulting in downtimes each time a new
rmware is loaded. Hitless updates are not technically chal-
lenging as devices like FPGAs [28] and programmable switch
fabrics [44] already support it (using partial reconguration
and versioning techniques). We believe this limitation will go
away in the future versions of SmartNICs as well, allowing
λ-NIC to load new lambadas with causing downtimes.
Accelerating other forms of workloads. In this work,
we primarily focused on ooading interactive serverless
workloads to SmartNICs. However, λ-NIC can accelerate
other parts of the serverless framework as well. For example,
the gateway is a proxy that routes users’ requests to λ-NIC’s
worker nodes (Figure 2); its performance is therefore crucial
to the end-to-end behavior of the system. λ-NIC can provide
strict bounds on tail latency and throughput, by running the
gateway directly on a SmartNIC. Certain types of data stores
(like key-value stores [2]) can also benet from λ-NIC. eir
restricted compute paern [66] lends itself nicely to run on
λ-NIC’s Match+Lambda machine model. Likewise, existing
large and long-running workloads (like code compilation and
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video processing) have shown to perform beer when broken
down into small serverless functions [57]; thus, making λ-
NIC a suitable target for these workloads. We believe that
these trends will inspire more workloads to migrate to λ-
NIC in the future, with serverless frameworks automatically
determining which backend to execute the workload on.
Security and reliable transport. e serverless frame-
work (i.e., gateway, workload manager, and worker nodes)
typically run within a trusted domain of a provider or a ten-
ant, such that any malicious aempt to trigger the lambdas
will be blocked by the gateway. In addition, each lambda op-
erates within its own memory region on the NIC, restricting
them from accessing each others data. λ-NIC enforces this
policy using compile-time assertions; in the future, we plan
to explore enforcing assertions at runtime for dynamically-
allocated memory (once it becomes available in the upcoming
SmartNICs). For transport, λ-NIC relies on RDMA for multi-
packet messages. However, with recent focus on terminating
the entire transport layer on the NIC [38, 81], λ-NIC’s server-
less functions can instead operate on complete messages
rather than individual packets.
8 RELATEDWORK
NIC oloading technologies. Ooads for network fea-
tures, such as L3/L4 checksum computation, large send and
receive ooad (LSO, LRO) [74], and Receive Side Scaling
(RSS) [77] have been around for decades. More recent work,
however, is looking into ooading more complex, application-
related functions to modern programmable, SmartNICs [56].
For example, Microso is using FPGA-based SamrtNICs to
ooad hypervisor switching tasks [56], which were previ-
ously handled by CPU-based soware switches (like Open
vSwitch (OVS) [86]). HyperLoop [71] provides methods for
accelerating replicated storage operations using RDMA on
NICs. λ-NIC can assist these works by providing a frame-
work to easily deploy general compute on a cluster of nodes
hosting SmartNICs. Both Floem [87] and iPipe [75] provide
a framework to enable easier development of NIC-assisted
applications. However, these frameworks can ooad only a
portion of these applications to a NIC as a bump-in-the-wire,
and need CPUs to do the remaining processing. In contrast,
λ-NIC runs complete workloads on the NIC, mitigating the
eects of any CPU-related overheads.
In-network computing. Orthogonal to NIC ooading
technologies, there is a recent focus on moving various ap-
plication tasks inside the network. P4 [43] and RMT [44]
have provided the initial building blocks: a data-plane lan-
guage and an architecture for programmable network de-
vices, which enabled developers to run various applications
in-network. For example, SilkRoad [80] and HULA [69]
present methods for ooading load balancers, NetCache [66]
implements a key-value store, and NetPaxos [53] runs the
Paxos [73] consensus algorithm inside switches. Tokusashi et
al. [99] further demonstrate that in-network computing not
only improves performance but also is more power ecient.
λ-NIC, alongside these networking devices, can provide a
more programmable environment for accelerated applica-
tion processing. In fact, SmartNICs have more memory and
less-restricted programming model, which can help alleviate
the limitations present in these switches.
Improving serverless compute. Serverless compute is a
relatively new idea and many of its details are not yet dis-
closed by the cloud providers. us, most of the recent
work focuses on reverse engineering existing frameworks to
study their internals and to educate the public. For example,
OpenLambda [63] provides an open-source serverless com-
pute framework that closely resembles the ones deployed
by the cloud providers. Glikson et al.[62] proposed another
framework with support for edge deployments. λ-NIC com-
plements these eorts by presenting a high-performance,
open-source serverless compute framework for testing and
developing lambdas on SmartNICs.
9 CONCLUSION
Server CPUs are not the right architecture for serverless
compute. e particular characteristics of the severless work-
loads (i.e., ne-grain functions with short service times, and
memory), as well as the slowdown of Moore’s Law and
Denard Scaling, demand a radically dierent architecture for
accelerating serverless functions (or lambdas): an architec-
ture that can execute multiple of these lambdas in parallel
with minimal contention and context-switching overhead.
In this paper, we present λ-NIC, a serverless framework
along with an abstraction, Match+Lambda, and a machine
model for executing thousands of lambdas on an ASIC-based
SmartNIC. ese SmartNICs host a vast array of RISC cores
with their own instruction store and local memory, and can
execute embarrassingly parallel workloads with very low
latency. λ-NIC’s Match+Lambda abstraction hides the ar-
chitectural complexities of these SmartNICs and eciently
compiles, optimizes, and deploys serverless functions on
these NICs—improving average latency by 880x and through-
put by 736x. With new and emerging developments in both
SmartNICs and serverless frameworks, we believe ooad-
ing lambdas to SmartNICs will become a common practice,
inspiring even more complex real-world workloads to run
on λ-NIC.
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